Implementation and Analysis of Reversible logic Based Arithmetic Logic Unit

Abstract: There is a tremendous growth in fabrication from small scale integration (SSI) to giant scale integration (GSI). It however raises a question of sustainability of Moore's law due to almost intolerable levels of power consumption. Researchers have invented a lot of methods to reduce power consumption and recent technologies are switching to reversible logic. Reversible logic has various applications in fields of computer graphics, optical information processing, quantum computing, DNA computing, ultra low power CMOS design and communication. ALU is considered to be the basic building block of a CPU in the computing environment and portability in computing system highly demands reversible logic based ALU. Modern processors usually have a word length of 32 or 64 bits. Divide and conquer approach principle cascades n number of 1 bit ALU to implement n bit ALU. Several researchers have proposed 1-bit ALU design using various reversible logic gates. This paper aims at categorizing various ways ofimplementation in VHDL using Xilinx ISE design suit 14.2 tool and comparative analysis of existing 1 bit ALU designs in terms of optimization metrics like power consumption, number of gates, number of constant inputs, number of garbage outputs and quantum cost .ALU realized using carry save adder block is found to be most optimum design in terms of gate count and quantum cost.

Keywords: Reversible logic, ALU, GSI, Quantum cost, optimization metrics

Author: Shaveta Thakral

Journal Code: jptkomputergg160286

Artikel Terkait :

Jp Teknik Komputer gg 2016

• An Improved Artificial Bee Colony Algorithm for Staged Search
• Multi-Criteria in Discriminant Analysis to Find the Dominant Features
• A Novel Multifunction Digital Chip Design Based on CMOS Technology
• An Improved Adaptive Niche Differential Evolution Algorithm
• Power Quality Analysis of Integration Photovoltaic Generator to Three Phase Grid under Variable Solar Irradiance Level
• A Combined User-order and Chunk-order Algorithm to Minimize the Average BER for Chunk Allocation in SCFDMA Systems
• An Optimized Model for MapReduce Based on Hadoop
• Hierarchical i* Modeling in Requirement Engineering
• The Optimal High Performance Computing Infrastructure for Solving High Complexity Problem
• Transformer Fault Diagnosis Method Based on Dynamic Weighted Combination Model
• Hybrid Hierarchical Collision Detection Based on Data Reuse
• Brightness and Contrast Modification in Ultrasonography Images Using Edge Detection Results
• Recognition of Fission Signals Based on Wavelet Analysis and Neural Network
• Application of Nonlinear Dynamical Methods for Arc Welding Quality Monitoring
• Chaos-Enhanced Cuckoo Search for Economic Dispatch with Valve Point Effects
• GPU CUDA Accelerated Image Inpainting using Fourth Order PDE Equation
• Comparative Analysis of Spatial Decision Tree Algorithms for Burned Area of Peatland in Rokan Hilir Riau
• Action Recognition of Human’s Lower Limbs Based on a Human Joint
• A Soft Error Study on Tri-gate Based FinFET and Junctionless-FinFET 6T SRAM Cell - A Comparison
• Design of AC Charging Interface and Status Acquisition Circuit for Electric Vehicles
• Towards Smooth and High-Quality Bitrate Adaptation for HTTP Adaptive Streaming
• Features Deletion on Multiple Objects Recognition
• Research on Batch Scheduling in Cloud Computing
• Classification of Motorcyclists not Wear Helmet on Digital Image with Backpropagation Neural Network
• Internet Protocol Based Satellite On-Board System